										REVIS	SIONS								
		L	TR				DESC	RIPTI	ON			I	DATE	(YY-MM-	·DD)	,	APPR	OVED	
	•••																		
Prepared in accordar	nca with																		
DEV	lce with	ASME Y	14.24		1	T	ı						Ι		I	Vend	lor iter	n drav	ving
REV	lee with	ASME Y	14.24													Vend	lor iter	m drav	ving
PAGE	lee with	ASME Y	14.24													Vend	lor iter	m drav	ving
PAGE REV	lee wiiii	ASME Y	14.24													Vend	or iter	m drav	ving
PAGE REV PAGE		ASME Y	14.24													Vend	lor iter	m drav	ving
PAGE REV	REV			2	2	4		6	7	0	0	10	44	10	42			m drav	ving
PAGE REV PAGE REV STATUS OF PAGES	REV		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15		
PAGE REV PAGE REV STATUS	REV	E PREPAR	1	,	3	4	5	6	7			E SU	PPL	Y CEI	NTE	14 R, CC	15		
PAGE REV PAGE REV STATUS OF PAGES PMIC N/A	REV	E PREPAR Thanh	1 ED BY	,	3	4	5	6		DEF		E SU	PPL		NTE	14 R, CC	15		
PAGE REV PAGE REV STATUS OF PAGES	REV	E PREPAR Thank	1 ED BY	uyen	3	4	5	6	TIT	DEF LE	ENSI	E SU C(PPLY	Y CEI	NTEF S, OF	14 R, CO	15 DLUM	1BUS	
PAGE REV PAGE REV STATUS OF PAGES PMIC N/A	REV	E PREPAR Thanh CHECKE Thanh	1 ED BY V. Ng D BY V. Ng	uyen	3	4	5	6	TIT MIC SPE	DEF LE ROC	ENSE	JIT, [S, HE	PPLY DLUM DIGIT EX SO	Y CEI MBUS TAL, A	NTER S, OF	14 R, CO	15 DLUM	IGH	
PAGE REV PAGE REV STATUS OF PAGES PMIC N/A Original date of draw	REV	PREPAR Thanh CHECKE Thanh APPROV	1 ED BY D BY V. Ng D BY V. Ng ED BY	uyen uyen Hess			5	6	TIT MIC SPE INV	DEF LE ROCED (ENSE	JIT, [S, HE	PPLY DLUM DIGIT EX SO	Y CEI MBUS	NTER S, OF	14 R, CO	15 DLUM	IGH	
PAGE REV PAGE REV STATUS OF PAGES PMIC N/A Original date of draw YY-MM-DD	REV	E PREPAR Thanh CHECKE Thanh APPROV Thom	1 ED BY D BY V. Ng D BY V. Ng ED BY	uyen	NT. N	0.	5	6	TIT MIC SPE INV	DEF LE ROC	ENSE	JIT, ES, HE	PPLY DLUM DIGIT EX SO DLITE	Y CEI MBUS TAL, A CHMI HIC S	NTER S, OH ADV/ ITT-T BILIC	14 R, CO HIO ANCE RIGO ON	15 DLUM	IGH	
PAGE REV PAGE REV STATUS OF PAGES PMIC N/A Original date of draw YY-MM-DD	REV	PREPAR Thanh CHECKE Thanh APPROV	1 ED BY D BY V. Ng D BY V. Ng ED BY	uyen uyen Hess	NT. N		5	6	TIT MIC SPE INV	DEF LE ROCED (ENSE	JIT, ES, HE	PPLY DLUM DIGIT EX SO DLITE	Y CEI MBUS TAL, A	NTER S, OH ADV/ ITT-T BILIC	14 R, CO HIO ANCE RIGO ON	15 DLUM	IGH	

1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents the general requirements of a high performance hex Schmitt-trigger inverter microcircuit, with an operating temperature range of -55°C to +125°C.
- 1.2 <u>Vendor Item Drawing Administrative Control Number</u>. The manufacturers PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

V62/03605	-	<u>01</u> 	X T	Ę
Drawing		Device type	Case outline	Lead finish
number		(See 1.2.1)	(See 1.2.2)	(See 1.2.3)

1.2.1 Device type(s).

 Device type
 Generic
 Circuit function

 01
 74AHC14-EP
 Hex Schmitt-trigger inverter

1.2.2 Case outline(s). The case outlines shall be as specified herein.

Outline letter	Number of pins	JEDEC PUB 95	Package style
Χ	14	MS-012	Plastic small-outline package
Υ	14	MO-153	Plastic small-outline package

1.2.3 <u>Lead finishes</u>. The lead finishes shall be as specified below or other lead finishes as provided by the device manufacture:

Finish designator	<u>Material</u>
Α	Hot solder dip
В	Tin-lead plate
С	Gold plate
D	Palladium
E	Gold flash palladium

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03605
		REV	PAGE 2

1.3 Absolute maximum ratings. 1/

	Supply voltage range (V _{CC})	0.5 V to 7.0 V	
	Input voltage range (V _I)	0.5 V to 7.0 V <u>2</u> /	
	Output voltage range (Vo)	0.5 V to V_{CC} + 0.5 V	<u>2</u> /
	Input clamp current (I _{IK}) (V _I < 0)	20 mA	
	Output clamp current (I _{OK}) (V _O < 0 or V _O > V _{CC})	. ±20 mA	
	Continuous output current (I_O) ($V_O = 0$ to V_{CC})	. ±25 mA	
	Continuous current through V _{CC} or GND	. ±50 mA	
	Storage temperature range (T _{STG})	65°C to 150°C	
	Package thermal impedance (θ_{JA}): $\underline{3}$ /		
	X package	.86°C/W	
	Y package	.113°C/W	
1.4	Recommended operating conditions. 4/ 5/		
	Supply voltage range (V _{CC})		
	Input voltage range (V _I)		
	Output voltage range (V _O)	. 0.0 V to V_{CC}	
	Maximum high level output current (I _{OH}):	50 A	
	$V_{CC} = 2.0 \text{ V}$		
	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}.$		
	$V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}.$	8.0 mA	
	Maximum low level output current (I _{OL}):	50 A	
	$V_{CC} = 2.0 \text{ V}$		
	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$. 4.0 mA	
	$V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$		
	Operating free-air temperature range (T _A)	55°C to +125°C	

2. APPLICABLE DOCUMENTS

JEDEC PUB 95 - Registered and Standard Outlines for Semiconductor Devices

JEDEC STD 51-7 - High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages

(Applications for copies should be addressed to the Electronic Industry Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834 or at http://www.jedec.org)

^{5/} All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03605
		REV	PAGE 3

^{1/} Stresses beyond those listed under "absolute maximum rating" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

^{2/} The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

^{3/} The package thermal impedance is calculated in accordance with JESD 51-7.

^{4/} Use of this product beyond the manufacturers design rules or stated parameters is done at the user's risk. The manufacturer and/or distributor maintain no responsibility or liability for product used beyond the stated limits.

3. REQUIREMENTS

- 3.1 <u>Marking</u>. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:
 - A. Manufacturer's name, CAGE code, or logo
 - B. Pin 1 identifier
 - C. ESDS identification (optional)
- 3.2 <u>Unit container</u>. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.
- 3.3 <u>Electrical characteristics</u>. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.
 - 3.4 <u>Design, construction, and physical dimension</u>. The design, construction, and physical dimensions are as specified herein.
 - 3.5 Diagrams.
 - 3.5.1 Case outline(s). The case outline(s) shall be as shown in 1.2.2 and figure 1.
 - 3.5.2 <u>Truth table</u>. The truth table shall be as shown in figure 2.
 - 3.5.3 Logic diagram. The logic diagram shall be as shown in figure 3.
 - 3.5.4 <u>Terminal connections</u>. The terminal connections shall be as shown in figure 4.
 - 3.5.5 Test circuit and timing waveforms. The test circuit and timing waveforms shall be as shown in figure 5.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	A	16236	V62/03605	
		REV	PAGE 4	

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions	V _{cc}	$\begin{array}{c} \text{Temperature,} \\ \text{T}_{\text{A}} \end{array}$	Device type	Limits		Unit
						Min	Max	
Positive-going input	V _{T+}		3.0 V	25°C,	All	1.2	2.2	V
threshold voltage			4.5 V	-55°C to 125°C		1.75	3.15	
			5.5 V			2.15	3.85	
Negative-going input	V _T -		3.0 V	25°C,	All	0.9	1.9	V
threshold voltage			4.5 V	-55°C to 125°C		1.35	2.75	
			5.5 V			1.65	3.35	
Hysteresis (V _{T+} - V _{T-})	ΔV_T		3.0 V	25°C,	All	0.3	1.2	V
			4.5 V	-55°C to 125°C		0.4	1.4	1
			5.5 V			0.5	1.6	
High level output	V _{OH}	Ι _{ΟΗ} = -50 μΑ	2.0 V	25°C,	All	1.9		V
voltage			3.0 V	-55°C to 125°C		2.9		
			4.5 V			4.4		
		I _{OH} = -4 mA	3.0 V	25°C	2.58			
				-55°C to 125°C		2.48		
		I _{OH} = -8 mA	4.5 V	25°C		3.94		
				-55°C to 125°C		3.80		
Low level output	V _{OL}	I _{OL} = 50 μA	2.0 V	25°C,	All		0.1	V
voltage			3.0 V	-55°C to 125°C			0.1	
			4.5 V				0.1	
		I _{OL} = 4 mA	3.0 V	25°C			0.36	
				-55°C to 125°C	-		0.5	
		I _{OL} = 8 mA	4.5 V	25°C	=		0.36	
				-55°C to 125°C	-		0.5	
Input current	l ₁	V _I = 5.5 V or GND	0.0 V to	25°C	All		±0.1	μΑ
			5.5 V	-55°C to 125°C			±1.0	1
Quiescent supply	I _{CC}	$V_I = V_{CC}$ or GND	5.5 V	25°C	All		2.0	μА
current		I _O = 0 Å		-55°C to 125°C	1		20.0	1


DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03605
		REV	PAGE 5

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Test	Test Symbol Conditions	Conditions	V _{CC}	Temperature, T _A	Device type	Lin	nits	Unit
						Min	Max	
Quiet output, maximum dynamic V _{OL}	V _{OL(P)} <u>1</u> /	C _L = 50 pF	5.0 V	25°C	All	0.8 t	ypical	V
Quiet output, minimum dynamic V _{OL}	V _{OL(V)} <u>1</u> /		5.0 V	25°C	All	-0.4 t	ypical	V
Quiet output, minimum dynamic V _{OH}	V _{OH(V)} <u>1</u> /		5.0 V	25°C	All	4.6 ty	ypical	V
High level dynamic input voltage	V _{IH(D)} <u>1</u> /		5.0 V	25°C	All	3.5		V
Low level dynamic input voltage	V _{IL(D)} <u>1</u> /		5.0 V	25°C	All		1.5	V
Input capacitance	Cı	$V_I = V_{CC}$ or GND	5.0 V	25°C	All		10	pF
Power dissipation capacitance	C _{PD}	No load f = 1 MHz	5.0 V	25°C	All	9.0 t	ypical	pF
Propagation delay	t _{PLH} ,	C _L = 15 pF	3.0 V	25°C	All		12.8	ns
time, A to Y	t _{PHL}	See figure 5	and 3.6 V	-55°C to 125°C		1.0	15.0	
			4.5 V	25°C			8.6	
			and 5.5 V	-55°C to 125°C		1.0	10.0	
		C _L = 50 pF	3.0 V	25°C	All		16.3	
		See figure 5	and 3.6 V	-55°C to 125°C		1.0	18.5	
			4.5 V	25°C			10.6	
			and 5.5 V	-55°C to 125°C		1.0	12.0	

^{1/} Characteristics are for surface-mount packages only.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03605
		REV	PAGE 6



- All linear dimensions are in inches (millimeters).
 This case outline is subject to change without notice.
 Body dimensions do not include mold flash or protrusion, not to exceed .006 inches.
- 4. Fall within JEDEC MS-012.


FIGURE 1. Case outlines.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03605
		REV	PAGE 7

	Dimensions			
Symbol	Inc	hes	Millim	neters
	Min	Max	Min	Max
А		.069		1.75
A1	.004	.010	0.10	0.25
b	.014	.020	0.35	0.51
С	.008 NOM			0.20 NOM
D	.337	.344	8.55	8.75
E	.150	.157	3.81	4.00
E1	.228	.244	5.80	6.20
е		.050 BSC		1.27 BSC
L	.016	.044	0.40	1.12

FIGURE 1. <u>Case outlines</u> - Continued.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03605
		REV	PAGE 8



NOTES

- 1. All linear dimensions are in millimeters (inches).
- 2. This case outline is subject to change without notice.
- 3. Body dimensions do not include mold flash or protrusion, not to exceed 0.15 millimeters.
- 4. Fall within JEDEC MO-153.

FIGURE 1. Case outlines - Continued.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03605
		REV	PAGE 9

	Dimensions			
Symbol	Millin	neters	Inches	
	Min	Max	Min	Max
А		1.20		.047
A1	0.05	0.15	.002	.006
b	0.19	0.30	.007	.012
С		0.15 NOM		.006 NOM
D	4.90	5.10	.193	.201
E	4.30	4.50	.169	.177
E1	6.20	6.60	.244	.260
е		0.65 BSC		.026 BSC
L	0.50	0.75	.020	.030

FIGURE 1. <u>Case outlines</u> - Continued.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03605
		REV	PAGE 10

Inputs	Output
Α	Υ
Н	L
L	Н

H = High voltage level L = Low voltage level

FIGURE 2. Truth table.




FIGURE 3. Logic diagram.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03605
		REV	PAGE 11

Device type 01		
Case outlines	X and Y	
Terminal number	Terminal symbol	
1	1A	
2	1Y	
3	2A	
4	2Y	
5	ЗА	
6	3Y	
7	GND	
8	4Y	
9	4A	
10	5Y	
11	5A	
12	6Y	
13	6A	
14	V _{cc}	

FIGURE 4. <u>Terminal connections</u>.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03605
		REV	PAGE 12

TEST	S1
t _{PLH} /t _{PHL}	OPEN
^t PLZ ^{/t} PZL	v _{cc}
^t PHZ ^{/t} PZH	GND
OPEN DRAIN	v _{cc}





FIGURE 5. Test circuit and timing waveforms.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03605
		REV	PAGE 13



NOTES:

- 1. C_L includes probe and jig capacitance.
- 2. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- 3. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_0 = 50 \Omega$, $t_r \leq 3$ ns.
- 4. The outputs are measured one at a time with one input transition per measurement.

FIGURE 5. Test circuit and timing waveforms - Continued.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03605
		REV	PAGE 14

4.0 QUALITY ASSURANCE PROVISIONS

4.1 <u>Product assurance requirements</u>. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5.0 PREPARATION FOR DELIVERY

- 5.1 <u>Packaging</u>. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.
 - 6.0 NOTES
 - 6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.
- 6.2 <u>Configuration control</u>. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.
- 6.3 <u>Suggested source(s) of supply</u>. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item.

Vendor item drawing administrative control number 1/	Device manufacturer CAGE code	Vendor part number	Top side marking
V62/03605-01XE	01295	SN74AHC14MDREP	AHC14MEP
V62/03605-01YE	01295	SN74AHC14MPWREP	HA14MEP

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

<u>CAGE code</u> <u>Source of supply</u>

01295 Texas Instruments, Inc.

Semiconductor Group 8505 Forest Lane P.O. Box 660199 Dallas, TX 75243

Point of contact: U.S. Highway 75 South

P.O. Box 84, M/S 853 Sherman, TX 75090-9493

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	V62/03605
		REV	PAGE 15